




**Sierra Components, Inc.**  
 2222 Park Place Building 3 Suite E • Minden, Nevada 89423  
 Phone: 775.783.4940 Fax: 775.783.4947

**PAD FUNCTIONS**

- 1  $V_{IN}$
- 2  $V_{OUT}$
- 3  $V_{OUT}$
- 4 ADJ
- 5  $V_{OUT}$
- 6  $V_{IN}$



**NOTE: SHADED PAD IS NOT TO BE BONDED**

The information given is believed to be correct at the time of issue.  
 Please verify your requirements prior to commencement of any assembly process, as no liability for omission or error can be accepted.  
 Chip back potential is the level at which bulk silicon is maintained either by bond pad connection or in some cases the potential to which the chip back must be connected if stated above.

**Note: 1 mil = 0.001inch**

<p><u>APPROVED</u></p> <p>GB</p> <p>.....</p> <p>DATE: 27/05/2008</p>	<p style="text-align: center;"><b>LM117</b></p> <p style="text-align: center;"><b>FAIRCHILD SEMICONDUCTOR</b></p>	<p style="text-align: center;"><u>DIE INFORMATION</u></p> <p>DIMENSIONS (Mils): 94 x 82 x 16          BOND PADS (Mils): 7.9 x 11 (Min.)          MASK REF:          GEOMETRY:          BACK POTENTIAL:</p>
<p><b>DG 10.1.2</b>  <b>Rev B, 7/19/02</b></p>		<p style="text-align: center;"><u>METALLISATION</u></p> <p>TOP: Al          BACK: Va/Ni/Ag</p>